Semiconductor IP

General Description

The Digital Blocks DB9000AXI TFT LCD Controller IP Core interfaces a microprocessor and frame buffer memory via the AMBA AXI Protocol Interconnect to a TFT LCD panel. The DB9000AXI contains a selectable 256 / 128 / 64 / 32-bit AXI Master Interface that targets higher resolution, higher color depth TFT LCD panels, with their resulting high frame buffer memory data bandwidth requirements.

The DB9000AXI IP Core can be implemented in an ASIC, ASSP, or FPGA device with an embedded microprocessor, an AMBA AXI Interconnect fabric, and SDRAM Controller for access to frame buffer memory. Typically, the microprocessor is an ARC, ARM, Intel, MIPS, OpenSPARC, PowerPC, or Tensilica processor and frame buffer memory is off-chip DDR / DDR2 / DDR3 / DDR4 SDRAM.

Figure 1 depicts the system view of the DB9000AXI TFT LCD Controller IP Core embedded within an integrated circuit device.




Figure 1: DB9000AXI TFT LCD Controller – System Diagram

5/6/2016

Features

- Wide range of programmable LCD Panel resolutions:
 - o Maximum programmable resolutions of 8192x8192
 - o Horizontal pixel resolutions from 16 to 8192 pixels in 16 pixel increments.
- Example LCD Panel high resolutions:
 - Digital Cinema Systems (DCI) 2048 x 1080 2K image, 4096 x 2160 4K image, & Cinema Scope HD 2560 x 1080
 - o 7680x4320, 4096x2560, 3840x2160, 2560x2048, 2048x2048, 2048x1536, 1920x1200, 1920x1080, 1680x1050, 1600x1200
 - o 1600x900, 1440x900, 1366x768, 1280x1024, 1280×768, 1080x1920, 1024x768, 1024x600, 1024x576, 960x540, 800x600, 800x480
- Example LCD Panel medium / small resolutions:
 - o 640x480, 640x400, 640x240, 640x200, 480x800, 480x640, 480x272
 - o 480x234, 240x400, 240x320, 240x240, 320x200, 320x240
- Programmable 1 Port or 2 Port TFT LCD Panel interfaces
- Interface for 1 Port TFT LCD Panel:
 - o 18-bit digital (6-bits/color) LVDS / CMOS
 - o 24-bit digital (8 bits/color) LVDS / CMOS
- Interface for 2 Port LVDS TFT LCD Panel:
 - o Two 24-bit digital (8 bits/color) LVDS / CMOS ports
- Interface to LVDS, DVI, HDMI, & DisplayPort Transmitters / Receivers
- Programmable frame buffer bits-per-pixel (bpp) color depths:
 - o 1, 2, 4, 8 bpp mapped through Color Palette to 18-bit LCD pixel
 - o 16, 18, bpp directly drive 18-bit LCD pixel
 - o 24 bpp directly drive 24-bit LCD pixel
- Color Palette RAM to reduce Frame Buffer memory storage requirements and AXI Bus bandwidth (for lower color applications):
 - o 256 entry by 16-bit RAM, implemented as 128 entry by 32-bits
 - Loaded via the Slave Bus Interface statically by the microprocessor or the Master Bus Interface dynamically with each frame by the DMA controller
- Programmable Output format support:
 - o RGB 6:6:6 or 5:6:5 or 5:5:5 on 18-bit digital interface
 - o RGB 8:8:8 on 24-bit digital interface
- Programmable horizontal timing parameters:
 - o horizontal front porch, back porch, sync width, pixels-per-line
 - o horizontal sync polarity
- Programmable vertical timing parameters:
 - o vertical front porch, back porch, sync width, lines-per-panel

- o vertical sync polarity
- Programmable pixel clock:
 - o pixel clock divider from 1 to 128 of Bus Clock
 - o pixel clock polarity
- Programmable Data Enable timing signal:
 - o Derived from horizontal and vertical timing parameters
 - o display enable polarity
- AMBA AXI / AHB / APB Interconnect:
 - Selectable 256 / 128 / 64 / 32-bit AXI Master Port for DB9000AXI DMA access of frame buffer memory for driving the display
 - Selectable 256 / 128 / 64 / 32-bit AXI (or AHB / APB) Slave Port for control & status interface to microprocessor
- Three memories:
 - o 32-word x 64 bit input FIFO, decoupling AXI bus & LCD panel clock rates. Integrated with DMA controller.
 - o 256-word x 16-bit Color Palette RAM
 - o 16-word output FIFO
 - o FIFOs parameterizable in depth and width
- Power up and down sequencing support
- 9 sources of internal interrupts with masking control
- Little-endian, big-endian, or Windows CE mode
- AHB / APB Bus Compliance with AMBA Specification (Rev 2.0)
- AXI Bus Designed to AMBA AXI Protocol Specification (V1.0)
- Fully-synchronous, synthesizable Verilog RTL core, with rising-edge clocking, No gated clocks, and No internal tri-states.
- High-Resolution TFT LCD Panel support features by AXI Interconnect / Protocol:
 - o Up to 16 overlap outstanding reads requests to the SDRAM Controller
 - o Wide AXI Master Port data width, up to 256-bits

Block Diagram




Figure 2: DB9000AXI AMBA Interconnect TFT LCD Controller

Pin Description

The DB9000AXI contains three interfaces:

- LCD Panel Interface
- AMBA AXI Master Interface
- AMBA Slave Interface (optional AXI or AHB or APB) (Please Contact Digital Blocks with requirements)

The LCD Interface & AXI Master Interface are listed in Tables 1 & 2 respectively.

Name	I/O Type	Description		
LCD Panel Interface – Port 1				
LCD_PCLK	Output	Pixel Clock		
LCD_HSYNC	Output	Horizontal Sync Pulse		
LCD_VSYNC	Output	Vertical Sync Pulse		
LCD_DE	Output	Display Enable		
LCD_PE	Output	Power Enable		
LCD_R[7:0]	Output	Red Data		
LCD_G[7:0]	Output	Green Data		
LCD_B[7:0]	Output	Blue Data		
LCD Panel Interface – Port 2				

Note: Port 2 shares the common control signals with Port 1:

- LCD_PCLK
- LCD_HSYNC
- LCD_VSYNC
- LCD_DE
- LCD_PE

LCD_R_2[7:0]	Output	Red Data
LCD_G_2[7:0]	Output	Green Data
LCD_B_2[7:0]	Output	Blue Data

Table 1: DB9000AXI - I/O Pin Description for Interface to LCD Panel

5/6/2016

Name	I/O	Description			
AXI Global Signals					
ARESETn	I	Reset – Active LOW Reset for AXI Master and			
		DB9000 core. Bus Clock – Clock for AXI Master and one of			
		two programmable clock sources generating			
ACLK	I	PCLK. All AXI Master logic, including DMA			
ACLK		Controller and ingress part of Input FIFO			
		triggered on ACLK rising edge.			
AXI Read Address Channel Signals					
ARID[3:0]	0	Read Address ID			
		Read Address Bus - Address bus to the AXI			
ARADDR[31:0]	О	Bus for reading of Frame Buffer Memory.			
		Burst Length - Indicates number of word			
ARLEN[3:0]	О	transfers in a burst. DB9000 AXI Master			
		supports 1, 4, 8, 16 word transfers.			
		Transfer Size – Indicates the size of the			
ARSIZE[2:0]	О	transfer. DB9000 supports only word			
		(8bytes/64-bit) transfer sizes.			
		Burst Type – Burst Type, coupled with size			
A DDY DOWN OF		information, details how address for each			
ARBURST[1:0]	О	transfer within burst is calculated. DB9000			
		supports only burst type INCR – Incrementing			
ADLOCKIA		Burst Type.			
ARLOCKM	-	Locked Type – Unused by DB9000.			
ARCACHE[3:0]	-	Cache Type – Unused by DB9000.			
ARPROT[2:0]	-	Protection Type – Unused by DB9000. Read Address Valid – When asserted HIGH			
ARVALID	0	indicates read address and control information			
AKVALID		valid on AXI bus.			
		Read Address Ready – When HIGH indicates			
ARREADY	I	Slave ready to accept address and associated			
1		control information.			
AXI Rea	d Data	Channel Signals			
RID[3:0]	I	Read ID Tag			
DD 4774 [C2-0]	Ţ	Read Data Bus - Contains read data from			
RDATA[63:0]	I	Frame Buffer Memory.			
DDECD[1.0]	т	Read Response – Provides additional			
RRESP[1:0]	I	information on the status of a transfer.			
RLAST	I	Read Last – Indicates the last transfer in a read			
KLAS1	1	burst.			
		Read Valid - HIGH indicates required read			
RVALID	I	data available and DB9000 can accept the data			
		word.			
RREADY	О	Read Ready – HIGH indicates the DB9000 can			
		accept read data and response information.			

T
Table 2: DB9000AXI – I/O Pin Description for Interface to AXI Master Bus

5/6/2016

Verification Method

The DB9000AXI contains a simulation test suite with AXI Bus functional models that program the DB9000AXI control & status registers via the AXI/AHB/APB Slave Bus, generates frame buffer data in response to AXI Master requests, and checks expected results.

Customer Evaluation

Digital Blocks offers a variety of methods for prospective customers to evaluate the DB9000AXI. Please contact Digital Blocks for additional information.

Deliverables

The DB9000AXI is available in synthesizable RTL Verilog, along with a simulation test bench with expected results, datasheet, and user manual.

Ordering Information

Please contact Digital Blocks for additional technical, pricing, evaluation, and support information.

Digital Blocks, Inc. PO Box 192 587 Rock Rd Glen Rock, NJ 07452 USA Phone: +1-201-251-1281

eFax: +1-702-552-1905 info@digitalblocks.com

Copyright © Digital Blocks, Inc. 2007-2016, ALL RIGHTS RESERVED

###

Digital BlocksTM is a trademark of Digital Blocks, Inc. ARM and AMBA are registered trademarks of ARM Limited.